

MULTIPLE DATA RATES IN PROGRAMMABLE  
LOGIC DEVICE SERIAL INTERFACE

Background of the Invention

[0001] This invention relates to a high-speed serial  
5 interface, especially in a programmable logic device,  
which may operate at different data rates.

[0002] Recently, PLDs have begun to incorporate high-  
speed serial interfaces to accommodate high-speed (i.e.,  
greater than 1 Gbps) serial I/O standards -- e.g., the  
10 XAUI<sup>®</sup> (10 Gbps Extended Attachment Unit Interface)  
standard. In accordance with the XAUI standard, a high-  
speed serial interface includes transceiver groups known  
as "quads," each of which includes four transceivers and  
some central logic.

15 [0003] In one implementation, each transceiver is  
divided into a physical medium attachment (PMA) portion or  
module which communicates with outside devices, and a  
physical coding sublayer (PCS) portion or module which  
performs serial processing of data, for transmission to,  
20 or that is received from, those outside devices.  
Currently available PMA modules and PCS modules overlap in  
terms of the data rates that each will support, but the  
maximum data rate of available PMA modules exceeds the  
maximum data rate of available PCS modules. Therefore, up  
25 to a certain data rate, the PCS module of each channel can  
support the data rate of the PMA module of that channel.

However, beyond that data rate, the currently available PCS module cannot support the data rate of the PMA module.

[0004] It would be desirable to be able to support the data rate of currently available PMA technology using currently available PCS technology. It would further be desirable to be able to do so efficiently in a programmable logic context.

#### Summary of the Invention

[0005] The present invention achieves, in a high-speed serial interface of the type described, in a PLD, data transmission and reception at rates supportable by the PMA portions of the interface, by processing the data in parallel in more than one PCS module per PMA module. For example, using current 130 nm semiconductor technology, a typical maximum PMA data rate is about 6.5 Gbps, while a typical maximum PCS data rate is about 4 Gbps. If each channel were constructed using one PCS module and one PMA module, the PCS data rate would be a limiting factor, constraining the maximum channel data rate to about 4 Gbps.

[0006] In one preferred embodiment of the invention, two PCS modules are provided for each PMA module. In the transmission direction, the two PCS modules process the outbound data in parallel and their outputs are agglomerated for input to the PMA module. In the reception direction, the outputs of the PMA module are divided for processing by two PCS modules.

[0007] For compatibility with existing high-speed serial interface architectures and standards, such an interface preferably is constructed using the same layout as existing high-speed serial interfaces. In a common layout, intended to support at least the aforementioned XAUI standard, a high-speed serial interface has four transceiver channels, as well as a central logic region including a central transmit clock circuit which frequently is a phase-locked loop ("PLL") or delay-locked

loop ("DLL"). Each transceiver channel includes one each of the aforementioned PCS and PMA modules. Thus, in one preferred embodiment of the present invention, a high-speed serial interface has a central logic area and four  
5 channel areas. In each of two of the channel areas, there are both a PCS module and a PMA module. In each of the other two channel areas, there is a PCS module, but the area normally occupied by the PMA module is unused. The conductors that normally would communicate between the PCS  
10 module and the missing PMA module are routed to a PMA module in an adjacent channel, and agglomerated with the conductors of the PCS module in that other channel. Thus, the PMA module of that other channel is serviced by two PCS modules. In the aforementioned 130 nm example, the  
15 two PCS modules would operate at up to about 4 Gbps in parallel, supporting operation of the PMA module at up to about 6.5 Gbps (or up to about 8 Gbps if such a PMA module were provided). It is expected that for 90 nm technology, such an arrangement would be about 50% faster, allowing  
20 operation at data rates approaching 10 Gbps.

[0008] In the embodiment described in the preceding paragraph, the area that would normally be occupied by a PMA module is wasted in two of the four channels of each quad. Therefore, in accordance with a second preferred  
25 embodiment of the invention, one or both of the channels that, in the first embodiment, do not include a PMA module, include a PMA module capable of operating at data rates supportable by a single PCS module. Thus, in the 130 nm example, one or both of the channels that do not  
30 include a 6.5 Gbps PMA module include a 4 Gbps PMA module. The input/output conductors of the PCS module in the channel that includes the lower-speed PMA module preferably are routed through a selector that selectably connects them either to the higher-speed PMA module of the  
35 adjacent channel, or to the lower-speed PMA module of its own channel. The selector, which may be a multiplexer, could be controlled by a configuration bit set by a user in programming the programmable logic device of which the

interface is a part, or it could be controlled by logic (normally user-defined) in the programmable logic portion of the programmable logic device.

[0009] Such an arrangement preferably supports two  
5 modes of operation for each pair of channels. In one mode, in which the selector is programmed to direct the conductors of the PCS module in the channel with the lower-speed PMA module to the neighboring higher-speed PMA module, the pair of channels operates as a single high-  
10 speed channel, as do both channels in the first embodiment. In another mode, in which the selector is programmed to directed the conductors of the PCS module in the channel with the lower-speed PMA module to that lower-speed PMA module, then each channel in the pair of  
15 channels operates independently at respective maximum rates determined by the respective PMA modules. To support such operation, preferably the central logic area of the interface includes two separate clock sources, one of which generates a clock signal at up to the maximum  
20 data rate of the higher-speed PMA module, and one of which generates a clock signal at up to the maximum data rate of the lower speed PMA module. Thus, in the 130 nm example, the central logic area preferably would include a PLL or DLL generating a 6.5 GHz clock as well as a PLL or DLL  
25 generating a 4 GHz clock.

[0010] Generally, a PMA module with the higher maximum data rate has a higher minimum data rate as well. Thus, in the mode of operation of the second embodiment in which each pair of channels is operated as two independent  
30 channels, those channels may have different minimum data rates as well as different maximum data rates. The operating data rate ranges of the two channels of each pair of channels normally overlap. In the 130 nm example, the faster channel might have an operating range between  
35 about 2 Gbps and about 6.5 Gbps, while the slower channel might have a operating range between 0 Gbps (or about 0.2 Gbps) and about 4 Gbps. This means that the interface could be operated as a conventional interface -- e.g.,

under the XAUI standard -- at the maximum data rate of the slower channel (e.g., 4 Gbps) and the minimum data rate of the faster channel (e.g., 2 Gbps).

[0011] Thus, in accordance with the present invention, there is provided a serial interface for use in a programmable logic device. The serial interface includes a first number of physical medium attachment modules, where at least a portion of the first number of these physical medium attachment modules supports a first maximum physical medium attachment data rate, and a second number of physical coding sublayer modules, where each of the physical coding sublayer modules supports a predetermined maximum physical coding sublayer data rate lower than the first maximum physical medium attachment data rate. A respective plurality of the physical coding sublayer modules is connected to each of the physical medium attachment modules that supports the first maximum physical medium attachment data rate. Each such plurality of physical coding sublayer modules supports each physical medium attachment module at a data rate exceeding the predetermined maximum physical coding sublayer data rate up to the first maximum physical medium attachment data rate.

[0012] A programmable logic device incorporating such an interface is also provided.

#### Brief Description of the Drawings

[0013] The above and other advantages of the invention will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

[0014] FIG. 1 is a block diagram of a preferred embodiment of a programmable logic device in which the present invention can be used;

[0015] FIG. 2 is a schematic diagram of a serial interface in which the present invention can be used;

[0016] FIG. 3 is a schematic diagram showing detail of one quad of a first preferred embodiment of the interface of FIG. 2;

[0017] FIG. 4 is a schematic diagram showing detail of one quad of a second preferred embodiment of the interface of FIG. 2; and

[0018] FIG. 5 is a simplified block diagram of an illustrative system employing a programmable logic device incorporating a serial interface in accordance with the present invention.

#### Detailed Description of the Invention

[0019] As described above, the present invention provides a high-speed serial interface that uses parallel processing to achieve higher speeds than would otherwise be attainable. By using at least two PCS modules for each of at least one PMA module, the present invention provides at least one channel whose data rate is limited only by the PMA module, rather than by either PCS module. At the same time, the interface can be operated like previously known interfaces -- e.g., in accordance with the XAUI standard.

[0020] The invention will now be described with reference to FIGS. 1-5.

[0021] PLD 10, shown schematically in FIG. 1, is one example of a device incorporating a serial interface according to the invention. PLD 10 has a programmable logic core including programmable logic regions 11 accessible to programmable interconnect structure 12. The layout of regions 11 and interconnect structure 12 as shown in FIG. 1 is intended to be schematic only, as many actual arrangements are known to, or may be created by, those of ordinary skill in the art.

[0022] PLD 10 also includes a plurality of other input/output ("I/O") regions 13. I/O regions 13 preferably are programmable, allowing the selection of one of a number of possible I/O signaling schemes, which may include

differential and/or non-differential signaling schemes. Alternatively, I/O regions 13 may be fixed, each allowing only a particular signaling scheme. In some embodiments, a number of different types of fixed I/O regions 13 may be provided, so that while an individual region 13 does not allow a selection of signaling schemes, nevertheless PLD 10 as a whole does allow such a selection.

[0023] For example, each I/O region 20 preferably is a high-speed serial interface as described above, similar to an interface capable of implementing the XAUI standard. Thus, as shown in FIG. 2, each interface 20 preferably includes one or more groupings 200, 201 having four channels 21-24, each including a transmitter 25 and a receiver 26, as well as central logic 27. As discussed above, because each such grouping includes four channels, it may be referred to as a "quad." However, it should be understood that in accordance with the present invention, which is not linked to any particular high-speed serial standard, each grouping 200, 201 can include any number of channels greater than or equal to two, although preferably the number of channels is an even number. Similarly, while each region 20 is shown to contain two groupings 200, 201, each region 20 may contain any number of groupings 200, 201.

[0024] As shown in FIG. 1, PLD 10 includes five interfaces 20. However, PLD 10 may include any desired number of interfaces 20, with a corresponding number of channels.

[0025] Within each interface 20, all transmitters 25 and receivers 26 preferably are substantially similar to known high-speed serial interface transmitters and receivers such as those used with the XAUI standard. It further should be noted that any differences between transmitter 25 or receiver 26 and known high-speed serial transmitters and receivers preferably maintain compatibility with existing standards such as the XAUI standard, while adding capabilities as described herein.

[0026] FIG. 3 shows schematically a first preferred embodiment 30 of a single grouping 200 (or 201).

Preferably, and as shown, grouping 200 (or 201) is a grouping of four channel areas 21-24, although any number  
5 of channels can be used. However, to gain the maximum advantage of the present invention, the number of channel areas should be even. Otherwise, there will be a channel area that cannot be paired with another channel area in the manner described above to achieve a higher data rate.

10 [0027] Grouping 30 preferably is designed for operation at a nominal maximum data rate of about 6.5 Gbps (and a nominal minimum data rate of about 2 Gbps) using 130 nm technology. The same arrangement using 90 nm technology would be expected to operate about 50% faster, at about  
15 9.75 Gbps. The remaining discussion of FIGS. 3 and 4 will assume 130 nm technology, but it should be kept in mind that other maximum data rates obtain using different technologies. In grouping 30, each of channel areas 21-24 preferably includes a PCS module 31-34 capable of  
20 operating at a nominal maximum data rate of about 4 Gbps (and a nominal minimum data rate of about 0.2 Gbps). However, preferably only channel areas 22 and 23 include PMA modules 35, 36, with nominal maximum data rates of about 6.5 Gbps (and nominal minimum data rates of about  
25 2 Gbps). In channel areas 21, 24, the areas 210, 240 that would be occupied by PMA modules are unused.

[0028] PCS modules 31, 32, preferably operating at about 4 Gbps, but in parallel, support PMA module 35, preferably operating at about 6.5 Gbps. Similarly, at the  
30 same time, PCS modules 33, 34, preferably operating at about 4 Gbps, but in parallel, support PMA module 36, preferably operating at about 6.5 Gbps. The  $n$  input/output conductors 300 of each pair of PCS modules 31/32 or 33/34 preferably are agglomerated at points 301 to  
35 present  $2n$  conductors 302 to each PMA module 35, 36. Thus, channel areas 21-24 provide two 6.5 Gbps channels 37, 38. Grouping (quad) 30 preferably also includes central logic area 39 preferably including clock management unit 390,



which in turn preferably includes a 6.5 MHz clock source (e.g., a PLL or DLL).

[0029] In grouping 30 of FIG. 3, areas 210, 240 of channels 21, 24 are wasted to provide 6.5 Gbps capability.

5 However, for some applications, the slower 4 Gbps data rate is sufficient. That is particularly so where the application requires use of the XAUI standard.

Grouping 30 could not function as a XAUI quad, and at best, if at all, a XAUI quad could be constructed from two  
10 groupings 30, using twice the area of a conventional XAUI quad, and where each channel is capable of operating at 6.5 Gbps capability, but is operated at only 4 Gbps. A second preferred embodiment of a grouping 40 according to this invention, which is more efficient in that regard, is  
15 shown in FIG. 4.

[0030] Grouping 40 can be operated as two 6.5 Gbps channels, or as a conventional quad of four 4 Gbps channels compatible with, e.g., the XAUI standard. Like grouping 30, grouping 40 has four channel areas 41-44,  
20 each having 4 Gbps PCS module 401-404. Like channel areas 22 and 23, channel areas 42, 43 include 6.5 Gbps PMA modules 405, 406. And as in grouping 30, PCS modules 401, 402, preferably operating at about 4 Gbps, but in parallel, support PMA module 405, preferably operating at  
25 about 6.5 Gbps, while PCS modules 403, 404, preferably operating at about 4 Gbps, but in parallel, support PMA module 406, preferably operating at about 6.5 Gbps. The  $n$  input/output conductors 400 of each pair of PCS modules 401/402 or 403/404 preferably are agglomerated at  
30 points 45 to present  $2n$  conductors 46 to each PMA module 405, 406.

[0031] Thus, like grouping 30, grouping 40 uses four channel areas 41-44 to provide two 6.5 Gbps channels 47, 48. However, unlike grouping 30, grouping 40 can also  
35 provide four 4 Gbps channels 41-44. This capability is available because where each of channel areas 21, 24 has an empty area 210, 240, each of channel areas 41, 44 has a 4 Gbps PMA module 410, 440. A respective multiplexer 411,

441 allows the  $n$  conductors of respective PCS module 401, 404 to be routed either (a) to respective point 45 where they are agglomerated with the  $n$  conductors of respective PCS modules 402, 403 for two-channel operation, or (b) via  
5 respective sets of  $n$  conductors 407 to respective PMA modules 410, 440 for four-channel operation.

Multiplexers 411, 441 preferably are controlled either by optional configuration bits 412, 442 set by a user during PLD programming, or by signals on optional conductors 413,  
10 443 generated in user logic in the PLD core.

[0032] In two-channel operation, grouping 40 preferably operates like grouping 30, with two channels 47, 48 having maximum data rates of about 6.5 Gbps, and with PMA modules 410, 440 remaining unused. In four-channel  
15 operation, grouping 40 can operate in different modes, depending on the desired application. In one mode, channels 42 and 43 operate at data rates up to about 6.5 Gbps while channels 41 and 44 operate at data rates up to about 4 Gbps. In another mode, which is compatible,  
20 e.g., with the XAUI standard, all four channels 41-44 operate at the same data rate. In this mode, which is like a conventional high-speed serial interface quad, the maximum possible data rate is that of the slower channels 41 and 44, or about 4 Gbps, with PMA modules 405,  
25 406 operating below their respective nominal maximum data rates of about 6.5 Gbps.

[0033] To support two different maximum data rates, central logic area 470 preferably includes two clock management units 471, 472, one of which (unit 471)  
30 supplies the 6.5 GHz clock and the other of which (unit 472) supplies the 4 GHz clock. In certain cases, where one of the two data rates is a multiple of the other, it may be possible to rely on a single CMU. However, in the general case two CMUs 471, 472 will be  
35 required.

[0034] As stated above, all discussion herein of particular data rates is exemplary only and does not limit

the present invention, which can be implemented with other combinations of data rates than those discussed herein.

[0035] A PLD 10 incorporating interfaces 20 according to the present invention may be used in many kinds of electronic devices. One possible use is in a data processing system 120 shown in FIG. 5. Data processing system 120 may include one or more of the following components: a processor 121; memory 122; I/O circuitry 123; and peripheral devices 1244. These components are coupled together by a system bus 125 and are populated on a circuit board 126 which is contained in an end-user system 127.

[0036] System 120 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. PLD 10 can be used to perform a variety of different logic functions. For example, PLD 10 can be configured as a processor or controller that works in cooperation with processor 121. PLD 10 may also be used as an arbiter for arbitrating access to a shared resources in system 120. In yet another example, PLD 10 can be configured as an interface between processor 121 and one of the other components in system 120. It should be noted that system 120 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

[0037] Various technologies can be used to implement PLDs 10 as described above and incorporating this invention.

[0038] It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention, and the present invention is limited only by the claims that follow.